



Paging Implementation

- Since address translation must occur for every address reference, translation must be efficient
- A process' logical address is divided into pages and each page maps to a physical page frame, it is necessary to keep a page table that maps pages to frames
 - Generally, the page table is per process and kept in the process descriptor
 - When a process is scheduled, just like its registers and program counter, the OS must correctly set up the process' page table (which may include setting special register values)



Hardware Support for Paging

- Large page tables must be kept in main memory
- A *page table base register (PTBR)* points to page table – Changing page tables only requires changing this register
- This approach increases translation time though, for example, to access location *i*
 - Must first index into page table using PTBR + page number from *i* (this is one memory access)
 - The resulting frame number is combined with the page offset from *i* to produce the physical address, then we can access the memory (this is another memory access)
 - This means that it takes two memory accesses to access all memory locations, slowing memory access by a factor of 2



- To decrease memory access times, a standard solution is to use a set of small, fast-lookup, hardware registers called a *translation look-aside buffer (TLB)*
 - Also called associative registers
 - Each register in the set contains a key and a value; the key is the page number and the value is the frame number
 - When a TLB is given a key, it searches all registers (typically between 8 and 2048) in parallel and outputs the value if the key is found
 - When a frame number is found, the memory reference to the page table is eliminated and a small percentage of TLB overhead is added to the memory access (e.g., 10 percent)

Translation Look-Aside Buffers

- When a frame number is not found, it is then added to the TLB register set so that it will be found the next time
 - If the TLB is full, the OS must remove an entry
- Every time a new page table is loaded (i.e., a process switch), the TLB must be flushed
- The abstract view of a TLB is presented on the next slide













Consider a co	omputer with	an addre	ss space of	264
– With a 4k pa	ge and for conver	nience we n	nake the inner	page table
fit in one pag	$e (i.e., 2^{10} * 4 by)$	tes), we hav	/e	
	page number		page offset	1
	p ₁	<i>p</i> ₂	d	
	42	10	12	
– Even if we p	age again, we hav	/e		
	page number		page offset	
p ₁	p ₂	p ₃	d	
22	10	10	12	

Multilevel Paging

- Since each level is stored as a separate table in memory, converting a logical address to a physical one may take four memory accesses for a four-level table
- This would effectively quintupled the memory access time if it were not for caching
- Four a 4-level page table with a cache hit rate of 98 percent

 $EAT = (0.98) \ 120 + (0.02) \ 520$

= 128 nanoseconds.

which is only a 28 percent slowdown in memory access time









Shared Pages Shared code One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems) Shared code must appear in same location in the logical address space of all processes Private code and data Each process keeps a separate copy of the code and data The pages for the private code and data can appear anywhere in the logical address space



Segmentation			
• M of	emory-management scheme that supports user view memory		
• A log	program is a collection of segments; a segment is a gical unit such as:		
	main program,		
	procedure,		
	function,		
	local variables, global variables,		
	common block,		
	stack,		
	symbol table, arrays		









Segmentation Architecture

- Sharing
 - Allows sharing of segments
 - Shared segments must have same segment number
- Allocation
 - First fit/best fit
 - External fragmentation problems
- Protection
 - With each entry in segment table associate
 - Validation bit = $0 \Rightarrow$ illegal segment
 - Read/write/execute privileges



- It is possible to combine segmentation with paging
 - Just like before, paging allows segments to be noncontiguous and alleviates external fragmentation
- In general, paging is sufficient and segmentation is not necessary or relevant on newer computing systems other than the Intel x86 architecture
 - Everything that segmentation offers, paging offers too

Comparing Memory Management Strategies

- Hardware support
- Performance
- Fragmentation
- Relocation
- Swapping
- Sharing
- Protection