

- Computer hardware introduction
  - Structure of a simple computer
  - Introduction to interrupts
  - Input/Output (I/O) structure
  - Storage structure
  - Hardware protection
  - Initial introduction to system calls

Operating Systems - April 19, 2001

1







## What is an Interrupt?

- An event that transfers control to an interrupt service routine generally, through the interrupt vector, which contains the addresses of all the service routines
- A *trap* is a software-generated interrupt caused either by an error or a user request
- Modern operating systems are interrupt-driven



- Initially, the OS is the only program running (started via a bootstrap program)
- A typical uniprocessor computer can only run one program at a time
  - We want the operating system to share the CPU with any other programs that the user wants to run
- In a single-tasking system, this is not so difficult, essentially make a procedure call (i.e., main()) and wait for it to return (it might not)
- How does the OS share the CPU in a multitasking system and prevent runaway programs?
  - The OS sets a hardware timer interrupt

# **Interrupt Handling**

- The interrupt handler preserves the state of the CPU by storing registers
  - The address of the interrupted instruction must be saved so that interrupt handler can return to it
- The handler determines the type of interrupt that occurred
  - There are a fixed number of interrupts for a CPU associated with specific devices
- Separate segments of code determine what action should be taken for each type of interrupt
  - The OS stores interrupt handling routine addresses in an interrupt vector generally indexed by device number
- Generally, interrupts are disabled while an interrupt is being processed to prevent lost interrupts



- I/O devices are accessed via their device driver for their controller
  - A device controller may have more than one device (e.g., a SCSI controller)
  - Controllers have special registers and a local buffer
  - Controllers are responsible for moving data between devices and the local buffer
- Controllers and the CPU coordinate with interrupts









# **Direct Memory Access (DMA) I/O**

- Consider a slow I/O device, like terminal input
  - A character may arrive every 1000 microseconds, perhaps
  - An interrupt service/handler requires 2 microseconds
  - This leaves 998 microseconds out of 1000 to do work
  - A high speed device could seriously eat into CPU time
- DMA is required for high-speed devices
  - The CPU sets up buffers, pointers, and counters for the I/O device
  - The device controller transfers blocks of data from buffer storage directly into main memory without CPU intervention
  - Only one interrupt is generated per block, rather than the one interrupt per byte or word
  - Device contends with CPU for access to memory on the bus

#### **Storage Structure**

- Main memory is the only large storage media that the CPU can access directly
- Secondary storage is an extension of main memory that provides large nonvolatile storage capacity
  - Magnetic disks are rigid metal or glass platters covered with magnetic recording material
    - Disk surface is logically divided into tracks, which are subdivided into sectors
    - The disk controller determines the logical interaction between the device and the computer



• Issues of transfer rate, seek time, and rotational latency are applicable





# A Typical Intel Pentium Processor An x86 processor has multiple data types byte = 8-bit data type (e.g., char) word = 16-bit data type (e.g., short) double word = 32-bit data type (e.g., int, long, pointer, float) quad word = 64-bit data type (e.g., double) An x86 processor has various registers Essentially 8 integer registers, 6 of them are general purpose and 2 are special purpose; some instructions also use specific registers A condition code register 8 floating point The x86 instruction set has various instructions that operate on the different data types and with some combination of registers, literals, and memory

# **Intel Pentium Registers**

Pentium integer registers			
31	15 8 7	0	
%eax	%ah %	al	Accumulator
%ecx	%ch %	cl	Count register
%edx	%dh %	dl	Data register
%ebx	%bh %	bl	Base address register
%esi			Index reg, string source ptr
%edi			Index reg, string dest ptr
%esp			Stack pointer
%ebp			Base pointer
L			1

# Intel x86 Assembler Example

Consider converting the following trivial C code to assembler

```
int main(int argc, char *argv)
{
    int i = 12;
   int j = 2;
   if ((i % j) == 0)
       i = i / j;
    else
       i = j;
}
```

#### Intel x86 Assembler Example

```
main:
        pushl %ebp
                            # Save base pointer on stack.
        movl %esp,%ebp
                            # Use stack pointer as our new
                            # base pointer.
        subl $24,%esp
                            # Allocate some space on the
                            # stack for our variables.
        movl $12,-4(%ebp)
                            # Initialize variable i.
        movl $2,-8(%ebp)
                            # Initialize variable j.
        movl -4(%ebp),%ecx # Retrieve value of i.
                            # Put value of i into %eax;
        movl %ecx,%eax
                            # the division command 64 bit
                            # %edx is high-order bytes and
                            # %eax is low-order bytes.
        cltd
                            # This sign extends %eax
                            # into %edx.
        idivl -8(%ebp)
                            # Divide the value of i in %edx
                            # and %eax by j.
# continued on next slide
```



## **Hardware Protection**

- Early OSs dealt with one program at a time and were not largely concerned with protection
- As OS sophistication increased so did the need to protect program from one another
  - Dual-Mode Operation
  - I/O Protection
  - Memory Protection
  - CPU Protection

## **Dual-Mode Operation**

- The OS must ensure that an incorrect program cannot cause other programs to execute incorrectly
- The main approach to enable protection is to provide hardware support to differentiate between at least two modes of operations
  - 1. User mode execution done on behalf of a user
  - 2. Monitor mode (also supervisor mode or system mode) execution done on behalf of operating system





## **Memory Protection**

- Must provide memory protection at least for the interrupt vector and the interrupt service routines
- In order to have memory protection, two registers are added to the CPU that determine the range of legal addresses a program may access
  - The *base register* holds the smallest legal physical memory address
  - The *limit register* contains the size of the memory range
- Memory outside the defined range is protected







# **System Calls**

- Given the I/O instructions are privileged, how does the user program perform I/O?
- System call is the method used by a process to request action by the operating system
  - Usually takes the form of a trap to a specific location in the interrupt vector
  - Control passes through the interrupt vector to a service routine in the OS, and the mode bit is set to monitor mode
  - The monitor verifies that the parameters are correct and legal, executes the request, and returns control to the instruction following the system call
- More on these in next lecture...